blob: 49d91da006f51f4b072a7f5c093123d27142ae72 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
|
#ifndef __ASM_SH_HD64461
#define __ASM_SH_HD64461
/*
* $Id: hd64461.h,v 1.1.1.4 2003/10/14 08:09:21 sparq Exp $
* Copyright (C) 2000 YAEGASHI Takeshi
* Hitachi HD64461 companion chip support
*/
#include <linux/config.h>
#define HD64461_STBCR 0x10000
#define HD64461_SYSCR 0x10002
#define HD64461_SCPUCR 0x10004
#define HD64461_LCDCBAR 0x11000
#define HD64461_LCDCLOR 0x11002
#define HD64461_LCDCCRR 0x11004
#define HD64461_LDR1 0x11010
#define HD64461_LDR2 0x11012
#define HD64461_LDHNCR 0x11014
#define HD64461_LDHNSR 0x11016
#define HD64461_LDVNTR 0x11018
#define HD64461_LDVNDR 0x1101a
#define HD64461_LDVSPR 0x1101c
#define HD64461_LDR3 0x1101e
#define HD64461_CPTWAR 0x11030
#define HD64461_CPTWDR 0x11032
#define HD64461_CPTRAR 0x11034
#define HD64461_CPTRDR 0x11036
#define HD64461_PCC0ISR 0x12000
#define HD64461_PCC0GCR 0x12002
#define HD64461_PCC0CSCR 0x12004
#define HD64461_PCC0CSCIER 0x12006
#define HD64461_PCC0SCR 0x12008
#define HD64461_PCC1ISR 0x12010
#define HD64461_PCC1GCR 0x12012
#define HD64461_PCC1CSCR 0x12014
#define HD64461_PCC1CSCIER 0x12016
#define HD64461_PCC1SCR 0x12018
#define HD64461_P0OCR 0x1202a
#define HD64461_P1OCR 0x1202c
#define HD64461_PGCR 0x1202e
#define HD64461_GPACR 0x14000
#define HD64461_GPBCR 0x14002
#define HD64461_GPCCR 0x14004
#define HD64461_GPDCR 0x14006
#define HD64461_GPADR 0x14010
#define HD64461_GPBDR 0x14012
#define HD64461_GPCDR 0x14014
#define HD64461_GPDDR 0x14016
#define HD64461_GPAICR 0x14020
#define HD64461_GPBICR 0x14022
#define HD64461_GPCICR 0x14024
#define HD64461_GPDICR 0x14026
#define HD64461_GPAISR 0x14040
#define HD64461_GPBISR 0x14042
#define HD64461_GPCISR 0x14044
#define HD64461_GPDISR 0x14046
#define HD64461_NIRR 0x15000
#define HD64461_NIMR 0x15002
#ifndef CONFIG_HD64461_IOBASE
#define CONFIG_HD64461_IOBASE 0xb0000000
#endif
#ifndef CONFIG_HD64461_IRQ
#define CONFIG_HD64461_IRQ 36
#endif
#define HD64461_IRQBASE OFFCHIP_IRQ_BASE
#define HD64461_IRQ_NUM 16
#endif
|
