blob: 1aaf5f9ba3a8e8856317a223a82fb9e68a7f654c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
|
#include "7seg.h"
#include <stdio.h>
void seg7_init( seg7_t *seg )
{
seg->debug = false;
}
uint8_t seg7_read( seg7_t *seg, uint16_t addr )
{
return 0;
}
void seg7_write( seg7_t *seg, uint16_t addr, uint8_t data )
{
switch( addr ) {
case DDRA:
seg->ddr = data;
break;
case PORTA:
// write bits from SER into shift register on positive SRCLK
if( ( seg->ddr | ( SRCLK & SER ) ) && ( data & SRCLK ) ) {
seg->shift = ( seg->shift << 1 ) | ( data & SER );
if( seg->debug ) {
fprintf( stderr, "7seg shifting data, data is now %02X\n", seg->shift );
}
}
// copy shift to latch register on positive RCLK
if( ( seg->ddr | RCLK ) && ( data & RCLK ) ) {
seg->latch = seg->shift;
if( seg->debug ) {
fprintf( stderr, "7seg copying %02X from shift to latch\n", seg->latch );
}
}
break;
// ignore writes to other addresses
}
}
|